An integer instruction set architecture and implementation

Publication number: TW497074 (B) Publication date: 2002-08-01

Inventor(s): KRISHNAN SIVARAM (US); MANDAVILLI SRINIVAS (IN);
KUO LIANG CHENG (TW)

Applicant(s): HITACHI LTD [JP]

Classification:

G06F9/30; G06F5/01; G06F9/302; G06F9/305; G06F9/312; G06F9/315; G06F9/30; G06F8/01; G06F9/302; G06F9/305; G06F9/312; G06F9/315; (IPC1-7); G06F9/302; G06F9/312; G06F9/315

- European: G06F5/01; G06F9/302; G06F9/012; G06F9/315

Application number: TW20000120404 20000930 Priority number(s): US19990410683 19991001

Abstract of TW 497974 (B)

The present invention is directed to a processor element, such as a microprocessor or on micro-controller, structured to execute an integer controller, structured to execute an integer encounter. The represent invention provides a microprocessor or memor and execute an integer method for loading an arbitrary constant number integer instructions. In another specific entroller entroller integer instructions, in another specific entroller another. The referred includes, countries of the microprocessor and the controller in the binary number and then controller in the controller in the

and the second of the second o

Also published as:

EP1089166 (A2)

EP1089166 (A3)

KR20010050804 (A)

IP2001142695 (A)

Data supplied from the esp@cenet database -- Worldwide